

A 5GHz LC VCO with Extended Linear Range Varactor in Purely Digital 0.15um CMOS Process


Aleksander Dec, Hiroshi Akima, and Ken Suyama

Epoch Microelectronics Inc., Tarrytown, NY

Motivation


- Objective: To design a 5GHz LC-VCO in purely digital CMOS process
- Challenges:
 - No RF components in the design kit
 - No thick metal (low-Q inductors)
 - No MIM-capacitors
 - No Varactors – only MOS transistors available
 - Custom PN-junction & accumulation varactor layout possible, but DRC / LVS / Device Models not supported
 - MOS inversion C(V) characteristic modeled accurately, but highly non-linear -> linear-region extension desired

PLL & VCO Tuning




VCO Gain and hence PLL loop gain & phase margin vary with V_{CTRL} -> therefore it's desirable to keep VCO tuning characteristics as linear as possible

Range-Extension Concept




Possible to linearize MOS capacitance by superposition of normal & low threshold transistors

Simulated VCO Range Extension



Linear tuning range improvement of 38%

Test Chip Diagram




- Low noise regulators using noise filter for good VCO pushing

- Frequency divider because final application need 0/90 degree phases

- Output buffer to drive a 50-ohm measurement equipment

VCO Schematic




- NMOS-capacitor has high-Q

- NMOS-capacitor must be biased to the supply

- NMOS LC VCO best choice


- VCO bias 3-bit programmable for phase noise optimization

Output Buffer




DC-coupled 2-stage output buffer with external narrowband LC-based differential to single-ended combiner

Bandgap Reference




Bandgap voltage reference with noise filter to reduce bias noise impact on VCO phase noise

Voltage Regulator




Voltage regulator using external capacitor for good high-frequency PSRR

VCO Layout




Chip Area = 400um x 600um

Measurement Test Setup




All VCO measurements were performed after
divide-by-2 circuit

Measured Tuning (after div2)




Frequency Coverage = 2090MHz to 2470MHz

Measured VCO Gain (after div2)




VCO Gain @ 0.8V = 41MHz/V to 63MHz/V

Measured Frequency Drift (after div2)




Worst case temperature drift = 85MHz/135C

Measured Supply Pushing (after div2)



Worst Case Supply Pushing = 150kHz/0.3V

Measured Phase Noise (after div2)



Phase Noise @ 1MHz = -115dBc/Hz

Summary

| | |
|--|--------------------|
| Technology | 0.15um CMOS |
| Supply Voltage | 2.7V - 3.3V |
| Current Consumption (VCO) | 4mA |
| Frequency Coverage (VCO) | 4180MHz – 4940MHz |
| VCO Gain @ 0.8V (VCO) | 82MHz/V - 126MHz/V |
| Phase Noise @1MHz (VCO) | -109dBc/Hz |
| Supply Pushing (VCO) [Vcc=2.7-3.0V] | 100kHz/0.1V |

Conclusion

- A technique for extending the linear range of VCO tuning transfer characteristics was demonstrated in purely digital CMOS process.

Acknowledgements

- The authors would like to thank Prachee Behera, a former colleague.